The basis for superconducting electronics can broadly be divided between two technologies: the Josephson junction and the superconducting nanowire. While the Josephson junction (JJ) remains the dominant technology due to its high speed and low power dissipation, recently proposed nanowire devices offer improvements such as gain, high fanout, and compatibility with CMOS circuits. Despite these benefits, nanowire-based electronics have largely been limited to binary operations, with devices switching between the superconducting state and a high-impedance resistive state dominated by uncontrolled hotspot dynamics. Unlike the JJ, they cannot increment an output through successive switching, and their operation speeds are limited by their slow thermal reset times. Thus, there is a need for an intermediate device with the interfacing capabilities of a nanowire but a faster, moderated response allowing for modulation of the output. Here, we present a nanowire device based on controlled fluxon transport. We show that the device is capable of responding proportionally to the strength of its input, unlike other nanowire technologies. The device can be operated to produce a multilevel output with distinguishable states, which can be tuned by circuit parameters. Agreement between experimental results and electrothermal circuit simulations demonstrates that the device is classical and may be readily engineered for applications including use as a multilevel memory.
Superconducting devices have played critical roles in technologies such as quantum computing 1 , astronomical imaging 2 3 4 , magnetometry 5 6 , and digital logic 7 8 9 10 . Past superconducting electronics have largely been based on the Josephson junction (JJ) due to its desirable characteristics, such as rapid operation speeds >100 GHz and power dissipation on the order of 10 -19 J per switch 11 . Recently, however, superconducting nanowires have emerged as an alternative platform for new electronics. Unlike JJs, superconducting nanowires are dominated by thermal dissipation and a loss of phase coherence, switching from a superconducting state to a high-impedance resistive state when triggered by an external signal, such as a photon or current pulse. This functionality has enabled nanowires to be used in applications where JJs fall short-for instance, the nanocryotron (nTron) is a comparator-like nanowire device that can support high impedances and large fanout 12 , whereas JJs lack intrinsic device gain and compatibility with high-impedance environments. The nTron can also be triggered by SFQ pulses to interface between JJs and CMOS circuits 13, 14 , demonstrating that nanowire electronics have a unique place in computing architectures. Other advantages of nanowires including their single layer fabrication, high output voltages, and scalability have prompted the development of new devices for use in readout, memory, and sensing, while novel two-dimensional superconducting structures have also recently been explored as a basis for studying correlated physical phenomena 15 .
Despite the growth of nanowire electronics, further advancement into new applications is currently hindered by characteristics that are inherent to nanowires. By switching from the superconducting domain to the resistive domain in response to an external input, nanowires are limited to operations of two states, with the resistive state expelling nearly all current from the high-impedance hotspot and generating a single large output. For the nTron, this means that the output voltage is fixed and only dependent on the gate voltage exceeding a critical threshold. Similarly, a recently reported superconducting nanowire memory based on persistent current was limited to binary operations of either "0", no current stored in the superconducting loop, or "1", a maximum amount of current stored in the loop 16 . By breaking coherence, hotspot formation also prevents incrementation of the output by successive device switching, as can be done with JJs. Another disadvantage of nanowire devices is that the operation speeds are slow due to the long thermal healing time of the resistive domain, which is often made slower by the electrical time constants of the biasing circuit.
These limitations leave a gap in the family of superconducting electronics for a device that offers the robust interfacing capabilities of a traditional nanowire, but with a more moderated response that allows for modulation of the output, analogous (but not identical) to incrementing in a JJ. Past approaches to creating such a device have focused on Dayem bridge weak-links 17, 18 , where the dimensions of a nanowire in relation to the material's coherence length allow for preservation of phase coherence over a temporary phase-slip center. However, there have been very few experimental demonstrations of these devices in real circuit operations, and the primary goal has largely been to achieve true Josephson behavior in a nanowire rather than to demonstrate a device with intermediate characteristics of both technologies.
Here, we report on a superconducting nanowire device based on thermal principles that demonstrates a controlled output. Unlike other nanowire technologies, the device responds proportionally to the magnitude of an input signal and can be operated to achieve multiple discrete states. By using local resistive shunting and a high-inductance superconducting loop, we are able to controllably trap flux 1 in quantities of Φ 0 , where n is an integer less than 10, and Φ 0 is the magnetic flux quantum. We experimentally show that the amount of flux per event n is dictated by circuit parameters, and validate these results with electrothermal simulations. The results show that the device may be designed to achieve different Φ 0 outputs depending on the desired application. We anticipate that this device will serve as a foundation for new nanowire technologies such as a multilevel memory or multilevel logic circuit elements. Figure 1 summarizes the device architecture and its basic characteristics. The device is comprised of three superconducting nanowire elements: a narrow constriction, a storage loop, and a readout tool known as the yTron 19 . All three elements were fabricated together on a ~20 nm thick niobium nitride (NbN) film on a silicon oxide substrate using electron beam lithography. In addition to the nanowire components, a resistive metal shunt was patterned in parallel with the constriction to reduce Joule heating and provide damping, similar to the purpose served in resistively shunted JJs. Initial efforts to fabricate the resistor on top of the NbN film failed due to contact resistance, requiring us to place the resistor layer beneath the NbN film, as was done in similar work on Nb nanowires 20 . Previous attempts to shunt nanowires have found that series inductance between the shunt and the constriction plays a critical role in the effectiveness of the damping; high series inductance produces relaxation oscillations, while increasing the inductance even further makes the resistor completely ineffective 21 . To reduce this effect, the shunt was patterned as close to the constriction as possible and the leads were made wide to reduce the number of squares of material. Details of the complete fabrication process may be found in the Methods section.
DEVICE CHARACTERIZATION
A simple circuit model for the device is shown in Fig. 1b . To trap flux in the loop, a bias current is inductively split to the nanowire in the amount of , where = /( + ). In this case, = 284 pH and = 1.87 nH, causing α = 0.87. Once the sum of and any existing current circulating in the loop surpasses the critical current of the constriction, the nanowire switches and the bias current is diverted away from the constriction to the shunt resistor and the righthand side of the loop. By shunting the majority of the bias current, the resistor allows the nanowire to recover the superconducting state more quickly and limits the amount of current that charges , thus controlling the amount of flux that is trapped once the constriction heals. After the constriction heals, a persistent current circulates in the superconducting loop in quantized units of nΦ 0 / , where n is an integer, Φ 0 is the magnetic flux quantum, and L is the total loop inductance. Since the geometric inductance of this device is < 0.33 fH, the total loop inductance is dominated by the kinetic inductance of the superconducting nanowires. In this device, persistent current is estimated to be quantized in approximately 0.95 µA/fluxon.
The amount of circulating current in the loop can be nondestructively read out using the yTron.
As described by McCaughan et al. 19 , the yTron is a three-terminal device with two adjoining arms whose switching currents depend on one another as a result of current crowding around the intersection point. In our device, the left arm of the yTron forms part of the superconducting loop so that the switching current of the right arm is a function of the amount of circulating current-a higher circulating current in the clockwise direction flowing through the yTron's left arm will result in a higher switching current of the yTron's right arm. Since the two arms of the yTron are electrically disconnected from one another, switching the right arm does not break superconductivity in the left. As a result, the state of the loop is undisturbed by the reading process, allowing us to nondestructively sense the amount of circulating current. shown by the lack of separation between the switching and retrapping currents, indicates that the shunt resistor was able to reduce Joule heating through the constriction by effectively diverting the bias current, thereby reducing power dissipation in the nanowire and allowing it to regain the superconducting state more quickly 22 . Observation of the amplified RF output of the device within a bandwidth of 2 GHz did not reveal any relaxation oscillations, suggesting that the shunt inductance was low enough to prevent stable relaxation oscillations at least within the limits of our measurement capabilities 21 . Figure 2 shows the response of the device to an input voltage pulse of varying amplitude and width; the response is compared to that of an otherwise identical device lacking a resistive shunt. For these measurements, an input voltage of width ranging from 5 ns to 100 µs and height ranging from 50 mV-550 mV was sent to the constriction through a -30 dB attenuator. The amount of stored current in the loop was inferred by measuring the switching current of the yTron. Before each positive input pulse, a negative pulse (width = 10 µs, height= -1.3 V) was sent to the constriction to reset the superconducting loop.
DEMONSTRATION OF CONTROLLED DYNAMICS
Details of the experimental setup may be found in the Methods section.
As shown in Fig. 2a , the amount of stored current in the unshunted device sharply increased with increasing input voltage, but then abruptly dropped off, suggesting instability. This response was also observed in the device reported in Ref. 23 , and was speculated to be due to overheating of the constriction, causing flux to be lost. In contrast, the response of the shunted device in Fig. 2b shows that the amount of flux stored in the loop increases proportionally with input voltage. Unlike the unshunted constriction, in the shunted device there was no sudden loss of stored flux or signatures of unstable oscillations, implying that heating in the constriction was moderated by the presence of the resistive shunt. To demonstrate the flux shuttling capabilities of the shunted device, we measured its dependence on the previously written state by ramping a DC bias current on the constriction without resetting the loop, and recording the switching current of the yTron at every bias point. Details of the measurement setup may be found in the Methods section. As shown in Figure 3a , ramping the bias current to the constriction produced either increasing or decreasing steps in the switching current output of the yTron, signifying a sudden addition or subtraction in the amount of trapped flux. The horizontal lines in Fig. 3a show that the steps could be categorized into seven distinguishable states, revealing that successive switching of the constriction produced controlled, incremental changes in the amount of circulating current in the loop, rather than storing the maximum amount of current every time. The slight variation in the position of the seven states occurred due to instability in the plateaus, representing when the loop current was nearly maximized (~ |I c,NW |) and may have lost a small amount of flux (1-2 Φ 0 ) to achieve stability. Despite the small shifts at the plateaus, the seven states had well-separated mean values including consideration of their standard deviations (see Supplemental Figure S8 ). In contrast, Fig. 3b displays the results from repeating the measurement on an unshunted device of the same geometry. In this case, no intermediate states were observed, and the loop trapped nearly its maximum amount of circulating current whenever the nanowire switched. Thus, it was not possible to achieve distinguishable intermediate states without
the presence of a resistive shunt. While the yTron is an effective tool for sensing when there is a change in circulating current, it can be imprecise for extracting the exact amount of circulating current in the loop. Depending on the geometry of the yTron, there may be a nonlinear relationship between the amount of circulating current and the induced change in switching current (see Supplementary Figure S6 ). Additionally, the sensitivity of the yTron depends on the intersection point between its two yTron arms, which has a radius of curvature < 5 nm, leaving room for fabrication variability and thus differences in sensitivity between yTrons of identical design.
To bypass this shortcoming, we used the yTron only to sense when a change in trapped flux occurred, and examined the corresponding bias current at each of the points of change in order to infer the magnitude of the loop current. Figure 3c shows the bias current at each of the first 14 steps of the plot in 
ELECTROTHERMAL SIMULATIONS
To better understand how the device parameters influence the amount of flux n trapped per switching event, we modeled the dynamics of the system using circuit simulations that included the electrothermal dynamics of the resistive hotspot 24 and material-specific physical parameters 25 . Details of the modeling may be found in the Methods section. Figure 4 shows the basic circuit, highlighting the main branches through which current is divided after the constriction switches: the shunt resistor (Fig. 4b) , the constriction itself (Fig. 4c) , and the loop inductor (Fig. 4d) . In a device with an unshunted constriction Table 1 . Data points representing the three measured devices show that the electrothermal simulations are in good agreement with the experimental measurements. 
DISCUSSION ON APPLICATIONS
The results of our experiments and correspondence with simulations demonstrate that the device output may be tuned through simple circuit parameters and tailored to meet specific design requirements. As a result, the device is a promising platform for the development of a multilevel memory, with the number of states dictated by the critical current of the constriction and the amount of flux per event. While we demonstrated a maximum of 7 states in the case of Fig. 3 , the simulations of Fig. 5 show that the number could be increased by changes that reduce the number of fluxons per event, such as further reducing R s .
This multilevel operation is significantly different from previously reported superconducting nanowirebased memories, which have thus far been predominantly binary devices 16 26 27 . It has recently been argued that multilevel memory may compensate for the large power consumption of peripheral circuits in superconducting memory arrays by providing a higher information capacity per cell given the same peripheral circuitry; additionally, multilevel memories may allow for increased memory density as the limits of physically shrinking a memory unit are reached 28 . Thus, future investigation of the device presented here as a multilevel memory may advance the scaling of superconducting memory arrays. Other potential applications of the device include use in multilevel logic or integration with other superconducting elements such as photon detectors. While the proof-of-concept device reported here had a rather large size (3 µm x 25 µm), the device could be scaled down by introducing a high kinetic inductance wiring layer for the loop, given that the geometric inductance is inconsequential. Further scaling improvements could be made by fabricating the loop as a stacked structure, as was suggested with previous nanowire-based memories 16 .
CONCLUSIONS
In summary, we have developed a superconducting nanowire-based device capable of generating a response that is proportional to the strength of its input. By introducing local resistive shunting through on-chip fabrication, we are able to control the dynamics of a shunted constriction with a high-inductance superconducting loop and display behavior vastly different from its unshunted counterpart. When subjected to a DC bias current ramp, the device produces 7 distinguishable states as a result of controlled flux trapping, illustrating that it is able to be used as a multilevel memory. Through electrothermal circuit simulations and experimental measurements of devices with different circuit parameters, we showed how the amount of flux added or subtracted per event-and thus the number of distinguishable states-can be adjusted through device design. We envision that this device can be used as a tunable element for proportional and multilevel operations.
METHODS

Device fabrication
The shunt resistors and alignment marks were first patterned using electron-beam lithography (Elionix F125). A bilayer resist process was employed by first spinning the polymethyl methacrylate (PMMA) copolymer EL6 (6% in ethyl lactate) at 5 krpm for 60 s, then spinning the positive-tone resist gL2000
(Gluon Lab LLC) at 6 krpm for 60 s. The resist was developed in o-xylene and MIBK:IPA in a 1:3 ratio.
A 10 nm Ti + 25 nm Au was evaporated, and lift-off was achieved in NMP heated to 60°C for 1 hour. A ~20-nm-thick NbN film was then deposited in an AJA sputtering system following the procedure described in 29 . The resulting sheet resistance was 150 Ω/sq, and the critical temperature was 8.5 K. The nanowire structures were then patterned with electron-beam lithography using gL2000, followed by cold development in o-xylene at 5 °C and reactive ion etching in CF 4 (Plasmatherm, RF power of 50 W, chamber pressure of 10 mTorr). The structure was imaged using a scanning electron microcrope (Zeiss) to check for proper alignment. The full process flow may be found in the Supplemental Material.
Experimental setup
All measurements were performed with the devices submerged in liquid helium at 4.2 K. The devices were adhered to a printed circuit board (PCB), and electrical connections between the devices and gold PCB pads were made using aluminum wire bonds. The PCB ports were connected to room-temperature SIM928 ) was connected to the constriction through a 100 kΩ series resistor and a DC-1.9 MHz coaxial low-pass filter (MiniCircuits). To apply a pulse to the constriction, a pulsed voltage waveform of width ranging from 5 ns -100 µs and height ranging from 50 mV-550 mV was sent to the constriction input through a 30 dB attenuator. Details of the complete measurement setup may be found in the Supplemental Material.
Statistics for flux per switching event measurements
To measure the amount of trapped flux per step in bias current for each device, the bias current was ramped to ± 50 µA in increments of about 10% of the amount of current per fluxoid, or 0.1Φ 0 , where L is the total inductance of the loop. For = 1.87 nH, Δ = 0.1 µA, and for = 0.66 nH, Δ = 0.25 µA. At each bias point, the bias current was applied for 100 ms, and subsequently turned off. The device was allowed to rest for 100 ms before 10 readings of the yTron switching current were measured.
Eight complete ramping cycles were recorded for each device. The bias current at the first point of each step was recorded, and the difference between sequential steps was calculated.
Simulation details
The circuit simulator used in this work uses a superconducting nanowire model implemented in Matlab that includes thermoelectric dynamics of hotspot formation and decay 24 . Physical parameters for the material stack are derived from prior literature 25 and are adjusted to match the experimental results. Flux quantization in the superconducting loop is enforced following each transient, which is found to be sufficient in explaining behavior in the absence of coherent transport events.
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Flux dependence derived from basic current division a. 3) The metal layers (10 nm Ti/25 nm Au) were deposited using electron-beam evaporation. 4) Liftoff of the metal resistors was achieved using heated NMP at 60°C for 1 hr. (b) Fabrication of the nanowire devices and windows over the resistors: 1) NbN was deposited using an AJA sputtering system. 2) gL2000 was spun at 5 krpm for 1 min and baked at 180 °C for 2 min. The resist was exposed in the EBL system. The small nanowire features were written with a 500 pA beam current, and the larger pads were written with a 10 nA beam current. Both used a dose of = 600 µC/cm 2 .
3) The resist was developed in o-xylene at 5 °C for 30 s, and IPA for 30 s. 4) The pattern was transferred to the underlying NbN using a reactive ion etch in CF 4 (power = 50 W, chamber pressure = 10 mTorr) for 4.5 min. The resist was removed by placing the chip in heated NMP at 60 °C for 1 hr, and leaving it in room temperature NMP overnight. Circuit schematic of the setup, and corresponding oscilloscope traces. Channel 2 of a dual channel arbitrary waveform generator, AWG1, (Agilent AWG33622A) was used to generate a voltage bias ramp for the right arm of the yTron. The pulse was sent to a power splitter, with one output feeding into the oscilloscope (blue trace) and the other output feeding into a second power splitter through a 30 dB attenuator. One output of the second power splitter was connected to the yTron port, and the second output was connected to a low-noise amplifier (RF Bay, LNA-2000) in order to read response of the yTron (green trace). A voltage pulse from the LNA occurred when the applied bias current exceeded the switching current of the yTron, causing it to switch. Channel 1 of AWG1 used to generate a writing pulse to the constriction, which combined with a negative "resetting" pulse from a second AWG (Agilent AWG 33250A) through a power splitter. The output of the power splitter fed into another power splitter; one of the outputs was sent to the oscilloscope (orange trace), while the other output was connected to the constriction through a 30 dB attenuator. The sync output of AWG1 is used to trigger AWG2, and is also sent to the oscilloscope to measure the skew from the rising edge of the trigger to the time at which the yTron output switches. The raw traces are later used to convert skew measurements into switching current. 
IV. Discussion of noise
In order to understand why we did not observe an average number of fluxons per step that was an exact integer (e.g. 4.77 Φ 0 instead of 5 Φ 0 ), we estimated a principle noise source of our experiment: the noise in measuring the yTron switching current using the oscilloscope. As shown in Figure S4 , we measured the yTron switching current by recording the skew between the trigger and the point at which the yTron switched over the bias ramp, indicated by a voltage pulse. The skew was measured using the built-in function on the LeCroy oscilloscope. We then translated the skew into units of bias current using the ramp rate and taking into account the attenuators and 50 Ω impedances of the components. The baseline signal at 0 V had a standard deviation of 2.4 mV, corresponding to a skew noise of 4.82 µs with respect to the ramp rate of the yTron bias. Converting into units of bias current, this produces approximately 1.54 µA of noise in the yTron signal. This is the same order of magnitude as the standard deviation in average number of fluxons per step shown in Table 1 of the main manuscript, indicating that it is a significant contributor to the variation we observed experimentally.
Another contributor to the variation in the average number of fluxons per step is the behavior of the storage loop when it contained nearly its maximum amount of circulating current (~ |I c,NW |). As shown in Figures S8 and S9 , when the loop stored nearly its maximum amount at the plateaus of the bias ramp, it could lose a small amount of flux (~1-2 Φ 0 ) in order to stabilize at high bias currents. This caused some variation in the position of the states of the output, as well as some variation in the amount of flux per step in the response. As a result, the average amount of flux per step was not an exact integer. It should be noted that this effect could be minimized by reducing the amplitude of the bias ramp, preventing the loop current from reaching its maximum amount. However, we have shown the result of the higher bias ramp in this work for clarity of the underlying mechanism in the devices.
V. Flux dependence derived from basic current division
An intuitive sense of the trends shown in Figure 5 of the main text can be gained from simply calculating the flux predicted by current division between the shunt resistor and the loop inductor after the nanowire switches. The total impedance for the shunt resistor is the sum of the shunt resistance and the impedance of the shunt inductance, ℎ = ℎ + 2πf shunt , while the impedance for the loop inductor is = 2
. The current charging the loop inductor, which dictates the amount of flux trapped after the loop heals, is ≅ * The expression for loop current above shows that the problem reduces to the general form = + . The shape of the trend for varying the loop inductance and the shunt resistance can be predicted by varying both variables, while the trend for varying the shunt inductance and shunt resistance only involves varying x. Figure S10 shows the analytical solution for varying both x and y. The code used to generate these figures is available upon request. 
